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The forward and reverse bias I–V, C–V, and G/x–V characteristics of (Ni/Au) Schottky barrier diodes
(SBDs) on the Al0.22Ga0.78N/AlN/GaN high-electron-mobility-transistor (HEMTs) without and with SiNx
insulator layer were measured at room temperature in order to investigate the effects of the insulator
layer (SiNx) on the main electrical parameters such as the ideality factor (n), zero-bias barrier height
(UB0), series resistance (Rs), interface-state density (Nss). The energy density distribution profiles of the
Nss were obtained from the forward bias I–V characteristics by taking into account the voltage depen-
dence of the effective barrier height (Ue) and ideality factor (nV) of devices. In addition, the Nss as a func-
tion of Ec–Ess was determined from the low-high frequency capacitance methods. It was found that the
values of Nss and Rs in SBD HEMTs decreases with increasing insulator layer thickness.
 2010 Elsevier Ltd. All rights reserved.1. Introduction
AlxGa1xN/GaN heterostructures have attracted much regard for
their important applications for high-speed, high-power, and high-
temperature electronic devices [1–3]. One of the important prob-
lem of the nitride-based high-power microwave electronics is the
presence of trapping centers resulting from deep defects and/or
impurities in the materials. This trapping centers leads to high
leakage current. The relatively slow charging and discharging of
these defect states, with time constants in the microseconds range,
cause AlxGa1xN/GaN HEMTs to experience RF dispersion and leak-
age current [1–5]. In order to reduce RF dispersion and leakage cur-
rent the AlGaN surface can be passivated with dielectric materials.
The most commonly reported one is the SiNx deposited by PECVD
[4,5]. Various passivation materials have been reported to control
surface states and decrease a leakage current of AlGaN/GaN HEMTs
[6,7]. The fundamental requirements for the materials are high
dielectric constant [3–16]. The interface quality between the
deposited metal and the semiconductor surface decides the perfor-
mance and reliability of these devices. Therefore, in order to reduce
the leakage current and interface-state density, a variety of gate
oxides/insulators such as Al2O3 [3,6,7], ZrO2 [9], SiNx [4,5,10],
SrTiO3 [12], Bi3Ti4O12 [14], HfO2 [15], and SiOxNy [16] materials
have been proposed for application as an insulator layer at the me-
tal/semiconductor (M/S) interface in semiconductor devices such
as a metal–insulator–semiconductor (MIS) or metal–oxide–semi-ll rights reserved.
: +90 312 2901015.conductor (MOS), metal–ferroelectric–semiconductor (MFS) or
metal–ferroelectric–insulator–semiconductor (MFIS), metal–
oxide–semiconductor field effect transistor (MOSFET), MFISFET
structures and high-electron-mobility-transistors (HEMTs) [3–16].
The performance and reliability of Schottky gate AlGaN/GaN
HEMTs are largely impaired by high gate leakage current [6] and
the poor long-term reliability of the Schottky gate. Using a thin film
between the metal and semiconductor, such as Si3N4, can not only
prevent the reaction and inter-diffusion between the metal and Al-
GaN barrier layer, but can also further improve the retention prop-
erties [10,11]. In addition, the various non-idealities, such as the
formation of an insulator layer at the M/S interface, the energy dis-
tribution profile of Nss at the semiconductor/insulator (S/I) inter-
face, Rs and inhomogeneous Schottky barrier heights (SBHs) all
affect the electrical characteristics of MIS and HEMT structures.
The quality and the thickness of the insulator layer between
metal and semiconductor are important parameters that affect
the main electrical parameters [8,9,19–21]. In general, the forward
bias I–V characteristics are linear in the semi-logarithmic scale at
intermediate bias voltages (0.1–0.8 V), but deviate from the line-
arity due to the effect of Rs when the applied-bias voltage is suffi-
ciently large (V P 0.8 V) [4,10,17–21]. Since a bias voltage is
applied across these structures, the combination of the insulator
layer, depletion layer, and series resistance of the device will share
the applied-bias voltage. Therefore, the high values of the ideality
factor of these structures can be explained by means of the effects
of the bias voltage drop across the insulator layer, surface states,
bias dependence of the barrier height (BH), and barrier inhomoge-
neity at the M/S interface. The first studies on the insulator layer at
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tained their estimations from an analysis of the Schottky barrier
heights (SBHs) with different metallization as a function of the me-
tal work function. Already, some studies [9,10,17,18] inspected the
effect of existence of an insulator/oxide layer and the Nss on the
behavior of SBDs, and extracted the density distribution of Nss in
the semiconductor band gap from the forward bias I–V
characteristics.
The aim of the present study is to compare some of the main
electrical parameters of SBD HEMTs and MIS HEMTs by using I–
V, C–V, and G/x–V measurements at room temperature. In order
to determine the energy density distribution of the Nss was ob-
tained from the forward bias I–V characteristics by taking into ac-
count the bias dependence of the effective BH (Ue) and nV, as well
as low–high frequency C–V characteristics. In addition, the values
of Rs of these structures were determined from forward bias I–V
by using Cheung’s functions.
2. Experimental procedure
The Al0.22Ga0.78N/AlN/GaN heterostructures on c-plane (0 0 0 1)
double-polished 2-in. diameter Al2O3 substrate in a low-pressure
metalorganic chemical-vapor deposition (MOCVD) reactor (Aixtron
200/4 HT-S) by using trimethylgallium (TMGa), trimethylalumi-
num (TMAl), and ammonia as Ga, Al, and N precursors, respec-
tively. Prior to the epitaxial growth, Al2O3 substrate was
annealed at 1100 C for 10 min in order to remove surface contam-
ination. The buffer structures consisted of a 15 nm thick, low-tem-
perature (650 C) AlN nucleation layer along with high
temperature (1150 C) 420 nm AlN templates. A 1.6 lm nominally
undoped (ud) GaN layer was grown on an AlN template layer at
1050 C, which was followed by a 2 nm thick high temperature un-
doped AlN (1150 C) barrier layer. After the deposition of these lay-
ers, a 23 nm thick undoped Al0.22Ga0.78N layer was grown at
1050 C. Finally, a 5 nm thick undoped GaN cap layer growth was
carried out at a temperature of 1085 C.
The grown wafers were cut into several pieces and the ohmic
and Schottky/rectifier contacts were made atop the sample in the
high vacuum coating system at approx. 107 Torr.
For the Hall effect measurements by the van der Pauw method,
square shaped (5  5 mm2) samples were prepared with four evap-Fig. 1. Schematic diagram of the Al0.22Ga0.78N/AlN/GaN heterostructure and view of
ohmic and Schottky contact on the structures.orated triangular in the corners and the Schottky contacts were
formed as 1 mm diameter circular dots (Fig. 1). Prior to ohmic con-
tact formation, the samples were cleaned with acetone in an ultra-
sonic bath. Then, samples were treated with boiling isopropyl
alcohol for 5 min and rinsed in de-ionized (DI) water having
18 MX resistivity. After cleaning, the samples were dipped in a
solution of HCl/H2O (1:2) for 30 s in order to remove the surface
oxides, and were then rinsed in DI water again for a prolonged per-
iod. Ti/Al/Ni/Au (16/180/50/150 nm) metals were thermally evap-
orated on the sample and were annealed at 850 C for 30 s in N2
ambient in order to form the ohmic contact.
After the formation of the ohmic contact, the SiNx layer was
deposited by plasma-enhanced chemical-vapor deposition (PEC-
VD) on Al0.22Ga0.78N/AlN/GaN heterostructures at 300 C. The SiNx
growth was optimized to have a low growth rate without changing
the refractive index by a series of growth and ellipsometric mea-
surements. After growth rate optimization, we achieved growth
rate of about 10 nm/min with a refraction index of 2.02. And
5.5 nm and 11 nm thick SiNx layers were deposited on samples B
and C, respectively. We were able to measure the SiNx thickness
exactly with ellipsometer. Sample A, however, did not have any
passivation layer. Finally, 1 mm diameter Schottky contact areas
were defined by Ni/Au (50/80 nm) evaporation using a hard mask.
The current–voltage (I–V) measurements were performed by
the use of a Keithley 2400 SourceMeter. The capacitance voltage
(C–V) and conductance voltage (G/x–V) measurements were per-
formed at 1 MHz by using HP 4192A LF impedance analyzer
(5 Hz–13 MHz). All measurements were carried out at room tem-
perature in the Janes vpf-475 cryostat and with the help of a micro-
computer through an IEEE-488 AC/DC converter card. The surface
morphology was characterized by atomic force microscope (AFM).
3. Results and discussion
3.1. Forward and reverse bias I–V characteristics
Fig. 2 shows AFM image of the surface of the SBD HEMTs and
MIS HEMTs. The AFM image (2  2 lm2) of the surface shows wavy
surface with root mean square (rms) roughness of 0.33, 1.27 and
1.33 nm for sample A, sample B and sample C, respectively. The
rms value of the surface roughness was increased with increasing
SiNx layer thickness.
The forward and reverse bias current–voltage (I–V) characteris-
tics of the (Ni/Au) Schottky barrier diodes on the Al0.22Ga0.78N/AlN/
GaN heterostructures without and with SiNx insulator layer were
investigated at room temperature. Fig. 3 compares the forward
and reverse bias semi-logarithmic ln I–V characteristics of two
MIS HEMTs with 5.5 nm and 11 nm SiNx insulator layer and SBD
HEMTs samples. The measurements results confirm a significant
reduction in leakage current of about four orders of magnitude
for the MIS HEMTs, with 11 nm SiNx insulator layer, in comparison
to the SBD HEMTs. It is noted that in the positive bias region is also
significantly reduced by SiNx insulator layers. Also the SiNx insula-
tor is effective in suppressing not only the leakage current but also
in enhancing the forward turn-on voltage, as shown in Fig. 3.
Therefore growing a high quality SiNx layer as the insulator will
suppress the leakage current to a large extent and possibly shift
the device threshold voltage [10].
In general, the relationship between the applied-bias voltage
(V P 3 kT/q) and the current through a barrier between the metal
and semiconductor of the MS, MIS, and solar cells, with series resis-
tance, is given by [17]












Fig. 2. AFM image (2  2 lm2) showing the surface morphology of the (a) SBD HEMTs (sample A) and MIS HEMTs (b) sample B and (c) sample C.
Fig. 3. Forward and reverse bias semi-logarithmic ln I–V characteristics of SBD
HEMTs and MIS HEMTs.
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area, A* is the effective Richardson constant and is equal to
32.09 A/cm2 K2 for undoped Al0,22Ga0,78N [23], in which I0 is the re-
verse saturation current derived from the straight line intercept of
ln I at zero bias voltage [17]. The term IRs is the voltage drop across
the series resistance of the diode. The voltage Vd = V–IRs across thediode can be expressed in terms of the total voltage drop V across
the series combination of the diode and the series resistance. In
Eq. (1), n is the ideality factor, T is the absolute temperature in Kel-
vin, k is the Boltzmann constant, V is the applied voltage across the
structure.
The value of n can be derived from the slope of ln I vs V plot [17–
19]. Each ln I–V curve consists of a linear range with different
slopes. The n values for SBD HEMTs (sample A) and MIS HEMTs
(sample B and sample C) were obtained as 1.5, 2.5 and 4.0, respec-
tively. It is clear that the n values of the heterostructure are larger
than unity and its values increases with increasing insulator layer
thickness (Table 1). These values of the ideality factors show that
the structures follow an MIS configuration rather than MS SBDs
[13,18–20,24]. Such behavior of n can especially be attributed to
the existence of an insulator layer, a wide distribution of low BH
patches, a tunneling mechanism, and the particular distribution
of Nss at the M/S interface [9,17–26]. In general, the semiconductor
surface is inevitably covered with a native thin insulator layer if
the semiconductor surface is prepared by the usual polishing and
chemical etching, in which the evaporation of metal is carried
out in a conventional vacuum system [18,27–29]. For a sufficiently
thick interface insulator layer, the interface states are in equilib-
rium with the semiconductor, and they cannot interact with the
metal [17–19,27,29].
The value of the saturation current I0 was obtained by extrapo-
lating the linear intermediate bias voltage region of the curve to
zero applied-bias voltage, in which the zero bias BH (UB0) value
was calculated from Eq. (1) for each sample and is shown in Table 1.
The downward curvature at sufficiently high bias voltages was
caused by the effect of Rs, apart from the existence of the interface
Table 1
The passivation layer thickness dependent values of parameters determined from I–V
characteristics of SBD HEMTs and MIS HEMTs.
Sample
ID






A 1.52 6.86  109 0.73 665 653
B 2.54 1.03  1012 0.95 310 290
C 4.05 1.06  1011 0.89 383 352
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downward curvature of the forward bias I–V characteristics, the
Nss is effective in the inversion and depletion regions, and their dis-
tribution profile changes from region to region in the band gap. For
these reason, in this small linear region, the accuracy of the deter-
mination of the barrier height and n becomes poorer. Therefore, n,
BH, and Rs were evaluated by using a method that was developed
by Cheung and Cheung functions [25] in the high current range.
Eq. (1) can be rearranged as the following expressions [25].
dV










¼ IRs þ nUb ð2bÞ
where UB is the barrier height obtained from the data of the down-
ward curvature region in the forward bias I–V characteristics. Fig. 4aFig. 4. The (a) dV/dln I vs I and (b) H(I) vs I characteristics of SBD HEMTs and MIS
HEMTs obtained from the forward bias I–V data.and b show the experimental dV/d(ln I) vs I and H(I) vs I plots for all
the samples obtained from the forward bias I–V data, respectively.
As can be seen in Fig. 4a, dV/d(ln I) vs I gives a straight line for the
data of the downward curvature region in the forward bias I–V.
Thus, the plot of dV/d(ln I) vs I will give Rs as the slope and nkT/q
as the y-axis intercept. Furthermore, from the Cheung and Cheung
functions plot the n and Rs values that were obtained for all the
samples at room temperature. The H(I) functions were derived by
using these n values in Eq. (2b). The plot of H(I) vs I will also lead
to a straight line (as shown in Fig. 4b) with a y-axis intercept that
is equal to nUB. The slope of this plot also provides a second deter-
mination of Rs, which can be used to check the consistency of this
approach. Thus, for all the samples and by performing different
plots (Eq. (2a)) of the I–V data, the values of Rs are obtained and
shown in Table 1. As shown in Table 1, the n values obtained from
Eq. (1) and the average Rs obtained from both Eq. (2a) values by dif-
ferent techniques are in good agreement with each other. The series
resistance differences between the samples can arise from some dif-
ferent sources: (1) the contact made by the probe wire to the gate
(2) the ohmic to the AlGaN/AlN/GaN HEMT surface (3) difference
in the thickness of SiNx layer [26].






In addition, the voltage dependence of the effective barrier
height, Ue is contained in the ideality factor, n through the relation
[18,24,27–30] as





where d Ue/dV is the change in the barrier with bias voltage. For the
metal–insulator–semiconductor (MIS) diode having interface states
that are in equilibrium with the semiconductor, the ideality factor n
becomes greater than unity. As proposed by Card and Rhoderick







Eq. (1) is often used to evaluate the I–V characteristics. How-
ever, this does not include the effects of the applied voltage on
the barrier height. If d Ue/dV is constant, the ideality factor n
should be constant, and the ideality factor n obtained Eq. (4) devi-
ates from the experimental results. Furthermore, the following










where Nsb, Nsa are the densities of the interface states that are in
equilibrium with the metal and semiconductor, respectively. es
and ei are the permittivity of semiconductor and insulator layer,
respectively. For the MIS type Schottky diodes, the interface states
that are entirely governed by the semiconductor, the expression
for the density of the interface states as deduced by Card and Rhod-










where d is the thickness of the insulator layer, and WD is the deple-
tion layer width that is being determined from the experimental C–
V measurements at a sufficiently high frequency (f P 1 MHz). Here,
the values of ei and es used as 7.5e0 and 8.9e0 for SiNx layer and Al-
GaN, respectively [31].
Fig. 6. The measured (a) C–V and (b) G/x–V characteristics of SBD HEMTs and MIS
HEMTs measured at 1 MHz.
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tance band edge is given by [18–27]
Ec  Ess ¼ qðUe  VÞ ð8Þ
The energy density distribution profile of the interface states Nss
for (Ni/Au) SBDs on AlGaN/AlN/GaN heterostructures without and
with SiNx insulator layer were obtained from the experimental for-
ward bias I–V and are shown in Fig. 5. As can be seen in Fig. 5, for
all samples there was a slight exponential increase in Nss from the
nearly mid-gap towards the bottom of the conductance band. In
this case, while the donor type Nss is in effect near the conductance
band, the acceptor type Nss is in effect near the valance band. It is
obvious that the values of Nss decrease with the increase of the
insulator layer thickness. Moreover, the densities of the interface
states for sample A are in equilibrium with the metal, and the other
samples (sample B and sample C) are in equilibrium with the semi-
conductor due to a sufficiently large insulator layer thickness.
3.2. Forward and reverse bias C–V and G/x–V characteristics
Fig 6a and b show the C–V and G/x–V measurements at 1 MHz
and at room temperature for the (Ni/Au) SBDs on Al0.22Ga0.78N/
AlN/GaN heterostructures without and with SiNx insulator layer.
At sufficiently high frequencies (f P 1 MHz), the Nss cannot follow
the (ac) signal, because at high frequencies the carrier life time (s)
is larger than the measured period [26]. Therefore, the C–V and G/
x–V measurements were performed at 1 MHz. As can be seen in
Fig. 6a, the C–V characteristics of the sample A, sample B and sam-
ple C exhibit inversion, depletion and accumulation regions. How-
ever, the behavior of the C–V curves is different for each region for
each sample. The C–V characteristic of sample A shows two peaks
in the inversion and accumulation region at about 8.3 V and
0.6 V, respectively. The first peak can be attributed to the inter-
face states localized at M/S interface. However, the second peak
can be explained with the effect of the Rs [26,32,33]. It is well
know, the interface states are effective for the inversion and deple-
tion region. On the other hand, series resistance of device is effec-
tive only in accumulation region or at sufficiently forward bias
region [26,32,33]. In the recent studies, the existence of capaci-
tance peak in the C–V plot is confirmed by the number of experi-
mental results on MIS-Schottky barrier devices [32,33]. It has
been shown that, in the presence of series resistance, the capaci-
tance–voltage should exhibit a peak. The peak value of the capac-
itance depends on a number of parameters such as doping
concentration, interface-state density and the thickness of the
insulator layer [32–34]. Werner et al. [34], on the other hand, madeFig. 5. Density of interface states Nss as a function of Ec–Ess deduced from the I–V
data for SBD HEMTs and MIS HEMTs.a systematic investigation on several Schottky barrier devices with
both ohmic and non-ohmic back contacts an correlated this anom-
alous variation in capacitance to non-ohmic back contact.
The density distribution profile of Nss was also obtained from
the low–high frequency capacitance measurements, as seen in















where CLF and CHF are the measurement low frequency capacitance
(5 kHz) and high frequency capacitance (1 MHz), respectively, and
Ci is the insulator layer capacitance. The capacitance of insulator
layer (Ci) is calculated, from the accumulation capacitance, to be
327 nF/cm2, 283 nF/cm2 and 194 nF/cm2 for samples A, B and
C, respectively. For sample A native oxide layer taken as insulator
layer. It is well known that, unless specially fabricated, a Schottky
barrier diode possesses a thin interfacial native oxide layer between
the metal and semiconductor. The existence of such an insulating
layer can have a strong influence on the diode characteristics. Con-
sequently, there are several possible reasons of errors that cause
deviation of the ideal behavior of with and without an insulator
layer Schottky diodes and must be taken into account. These in-
clude the effects of insulator layer between metal and semiconduc-
tor, interface states (Nss), series resistance (Rs), and formation of
barrier height at MS interface. Also, in the presence of a series
resistance, the C–V characteristics should exhibit a peak. The peak
value of capacitance is found to vary with series resistance, inter-
Fig. 7. Density of interface states Nss as a function of Ec–Ess deduced from the low–
high frequency C–V data for SBD HEMTs and MIS HEMTs.
E. Arslan et al. / Microelectronics Reliability 51 (2011) 370–375 375face-state density, and frequency of the ac signal [32,33]. The series
resistance is an important parameter, which causes the electrical char-
acteristics of MS and MIS-Schottky diodes to be non-ideal [12–17].
The advantage of this method comes from the fact that it en-
ables the determination of the many properties of the insulator
layer. In this method [26], the Nss is extracted from its capacitance
contribution to the measured experimental C–V curve. In the
equivalent circuit of MIS type diodes, the Ci is in series with
the parallel combination of the interface state capacitance and
the space charge capacitance. At sufficiently high frequencies
(f P 1 MHz), the interface states cannot respond to the ac excita-
tion, so that they do not contribute to the total capacitance di-
rectly. Fig. 7 shows the density distribution profile of Nss, which
was obtained for all the samples. As can be seen in Fig. 7, the values
of Nss decrease with the increase of the insulator layer thickness.4. Conclusions
In summary, the forward and reverse bias I–V, C–V, and G/x–V
characteristics of the SBDs on Al0.22Ga0.78N/AlN/GaN heterostruc-
tures without and with SiNx insulator layer were measured in or-
der to investigate the effects of the insulator layer on the main
electrical parameters such as the ideality factor (n), zero-bias bar-
rier height (UB0), series resistance (Rs) and interface-state density
(Nss) at room temperature. The experimental results show that
the values of the insulator layer thickness and Rs were found to
strongly affect the function of the main electrical parameters.
The values of Rs of these structures were obtained from Cheung’s
and conductance methods by using forward bias I–V characteris-
tics. The energy distribution profile of Nss was obtained from the
forward bias I–V characteristics, by taking into account the bias
dependence of the /e and nV, as well as the low–high frequency
C–V characteristics. It is obvious that the determined values of
Nss from I–V and low–high frequency capacitance methods de-
crease with the increase of the insulator layer thickness.Acknowledgements
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